

Categories A-Z

System Core

- DMA
- GPIO
- IWDG
- NVIC
- ✓ RCC
- ⚠ SYS
- WWDG

Analog >

Timers

- RTC
- TIM1
- ⚠ TIM2
- ✓ TIM3
- TIM4

Connectivity

- CAN
- I2C1
- ✓ I2C2
- SPI1
- SPI2
- USART1
- ✗ USART2

TIM3 Mode and Configuration

Mode

- Slave Mode Disable
- Trigger Source Disable
- ✓ Internal Clock
- Channel1 Disable
- Channel2 Disable
- Channel3 Disable
- Channel4 Disable
- Combined Channels Disable
- ☐ XOR activation
- ☐ One Pulse Mode

Configuration

Reset Configuration

✓ NVIC Settings

✓ DMA Settings

✓ Parameter Settings

✓ User Constants

Configure the below parameters :

Search (Ctrl+F)

Counter Settings

- Prescaler (PSC - 16 bits valu.. 7199
- Counter Mode Up
- Counter Period (AutoReload .. 4999
- Internal Clock Division (CKD) No Division
- auto-reload preload Disable

Trigger Output (TRGO) Parameters

- Master/Slave Mode (MSM bit.. Disable (Trigger input effect not delay...

Pinout view

System view

Pinout diagram of the STM32F103C8Tx LQFP48 package. The diagram shows the chip with its pins and their functions. The pins are labeled as follows:

- Top: VDD, VSS, PB9, PB8, BOOT0, PB7, PB6, PB5, PB4, PB3, PA15, PA14, VDD, VSS, PA13, PA12, PA11, PA10, PA9, PA8, PB15, PB14, PB13, PB12.
- Left: VBAT, PC13-..., PC14-..., PC15-..., PD0-O, PD1-O, NRST, VSSA, VDDA, GPIO_Output PA0-..., GPIO_Input PA1, GPIO_Input PA2.
- Bottom: GPIO_Input PA3, PA4, PA5, PA6, PA7, PB0, PB1, PB2, PB10, PB11, VSS, VDD.
- Right: SYS_JTCK-SWCLK, SYS_JTMS-SWDIO.

Tools

▼ Pinout

 Pinout view

System view

al/Ceramic Resonator

High Speed Clock (HSE)	Crystal/Ceramic Resonator
------------------------	---------------------------

Low Speed Clock (LSE) ☐ Disable

☐ Master Clock Output

Configuration

Reset Configuration

 NVIC Settings

GPIO Settings

✔ Parameter Settings

✔ User Constants

Configure the below parameters :

Q Search (Ctrl+F)

System Parameters

VDD voltage (V)	3.3 V
-----------------	-------

Prefetch Buffer	Enabled
-----------------	---------

Flash Latency(WS) 0 WS (1 CPU cycle)

✓ RCC Parameters

HSI Calibration Value 16

HSE Startup Timeout Value (... 100

LSE Startup Timeout Value (m..5000

Pinout diagram of the STM32F103C8Tx microcontroller in a QFP64 package. The diagram shows the top and bottom views of the chip with pins numbered 1 to 64. The top view shows pins 1-16 on the left, 17-32 on the right, and 33-64 on the bottom. The bottom view shows pins 65-80 on the left, 81-96 on the right, and 97-112 on the bottom. The chip is labeled 'STM32F103C8Tx' and 'LQFP48'.

